The Self-Describing Wishbone Bus (SDWB)

Manohar Vanga

BE-CO-HT, CERN, Geneva

Jule 13, 2007

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
About		

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
About		

Indian

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
About		

• Indian, studying in Spain

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
About		

• Indian, studying in Spain, working in Switzerland (CERN)

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
About		

• Indian, studying in Spain, working in Switzerland (CERN), living in France



- Indian, studying in Spain, working in Switzerland (CERN), living in France
- Hardware & Timing section (Beam Controls group) @ CERN



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



- Indian, studying in Spain, working in Switzerland (CERN), living in France
- Hardware & Timing section (Beam Controls group) @ CERN
- Develop timing & data acquisition hardware for big toys
 - Open Hardware Repository (http://ohwr.org)

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



- Indian, studying in Spain, working in Switzerland (CERN), living in France
- Hardware & Timing section (Beam Controls group) @ CERN
- Develop timing & data acquisition hardware for big toys
 - Open Hardware Repository (http://ohwr.org)
- VME and PCI hardware (FPGA based)

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



- Indian, studying in Spain, working in Switzerland (CERN), living in France
- Hardware & Timing section (Beam Controls group) @ CERN
- Develop timing & data acquisition hardware for big toys
 - Open Hardware Repository (http://ohwr.org)
- VME and PCI hardware (FPGA based)
- I work on Linux device drivers

	Introduction	Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work
FPGAs		



• Field-Programmable Gate Arrays



- Field-Programmable Gate Arrays
- Made up of 'logic blocks'



- Field-Programmable Gate Arrays
- Made up of 'logic blocks'
- Logic described in a Hardware Description Language (HDL)



- Field-Programmable Gate Arrays
- Made up of 'logic blocks'
- Logic described in a Hardware Description Language (HDL)
- Synthesized



- Field-Programmable Gate Arrays
- Made up of 'logic blocks'
- Logic described in a Hardware Description Language (HDL)
- Synthesized
- Loaded into FPGA

Introduction Introduction Introduction FPGAs

- Field-Programmable Gate Arrays
- Made up of 'logic blocks'
- Logic described in a Hardware Description Language (HDL)
- Synthesized
- Loaded into FPGA
- Dynamic hardware logic!

The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

FPGA Hardware at CERN







(b) White Rabbit Switch

Figure: Open Hardware from OHWR

Introduction **The Hardware** Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Wishbone Bus

• Community-developed open bus protocol

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Community-developed open bus protocol
- Great for connecting logic blocks

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Community-developed open bus protocol
- Great for connecting logic blocks
 - OpenCores (http://opencores.org)

Introduction **The Hardware** Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Community-developed open bus protocol
- Great for connecting logic blocks
 - OpenCores (http://opencores.org)
- Integrator places logic blocks in Wishbone address space

Introduction **The Hardware** Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Community-developed open bus protocol
- Great for connecting logic blocks
 - OpenCores (http://opencores.org)
- Integrator places logic blocks in Wishbone address space
- Mapped and accessed as usual

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Device Driver Model

• Monolithic driver?

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space

Introduction The Hardware **Device Drivers** Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space
- Blocks reused in different designs

Introduction The Hardware **Device Drivers** Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space
- Blocks reused in different designs
 - Should be exploited

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space
- Blocks reused in different designs
 - Should be exploited
- Clean design: Bus auto-discovery

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space
- Blocks reused in different designs
 - Should be exploited
- Clean design: Bus auto-discovery
 - Not defined in the Wishbone specification

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Monolithic driver?
 - Modular Hardware + FPGA = Extremely vast problem space
- Blocks reused in different designs
 - Should be exploited
- Clean design: Bus auto-discovery
 - Not defined in the Wishbone specification
 - Let's add one!



• So you want to auto-discover a bus?

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'
- Shouldn't leave proprietary blocks out in the cold
Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'
- Shouldn't leave proprietary blocks out in the cold
 - Cannot be modified

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'
- Shouldn't leave proprietary blocks out in the cold
 - Cannot be modified
 - Can contain entire device hierarchy

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'
- Shouldn't leave proprietary blocks out in the cold
 - Cannot be modified
 - Can contain entire device hierarchy
- Should try not to constrain designers/integrators

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- So you want to auto-discover a bus?
- Device identification
- Firmware metadata if possible
- Support for device hierarchy
 - eg. 'Router block' controls multiple 'Ethernet port blocks'
- Shouldn't leave proprietary blocks out in the cold
 - Cannot be modified
 - Can contain entire device hierarchy
- Should try not to constrain designers/integrators
- Should not force the use of external sources for metadata

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Enabling Auto-Discovery: Part 1

• Device identification

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs
 - Vendor/Device name strings, Device flags etc.

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs
 - Vendor/Device name strings, Device flags etc.
- Firmware Metadata

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs
 - Vendor/Device name strings, Device flags etc.
- Firmware Metadata
 - ID block containing firmware version information

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs
 - Vendor/Device name strings, Device flags etc.
- Firmware Metadata
 - ID block containing firmware version information
 - Header block holds pointer to ID block and to list of devices

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Device identification
 - Each logic block gets vendor/device ID
 - 64-bit Vendor IDs
 - Vendor/Device name strings, Device flags etc.
- Firmware Metadata
 - ID block containing firmware version information
 - Header block holds pointer to ID block and to list of devices
- Only header block location needed

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Enabling Auto-Discovery: Part 2

• Supporting hierarchy description

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Supporting hierarchy description
 - Parents have a variable list of child locations

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Supporting hierarchy description
 - Parents have a variable list of child locations
 - Modification of parent doesn't require modifying children

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Supporting hierarchy description
 - Parents have a variable list of child locations
 - Modification of parent doesn't require modifying children
- Supporting proprietary blocks

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Supporting hierarchy description
 - Parents have a variable list of child locations
 - Modification of parent doesn't require modifying children
- Supporting proprietary blocks
 - Relative offsets

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Supporting hierarchy description
 - Parents have a variable list of child locations
 - Modification of parent doesn't require modifying children
- Supporting proprietary blocks
 - Relative offsets
- Array of top level devices. Location in header

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!

WB Memory Map

HEADER

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Auto-discovery!



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



Introduction Introduction Introduction Examples

• Test drivers



- Test drivers
 - Wishbone 1-wire and I2C block driver

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work



• Test drivers

- Wishbone 1-wire and I2C block driver
- ADC controller driver (SPEC board)

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

Development Efforts

• Test specification with more complex hardware
Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Test specification with more complex hardware
- Integrate with Wishbone standard

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Test specification with more complex hardware
- Integrate with Wishbone standard
- Go upstream

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Test specification with more complex hardware
- Integrate with Wishbone standard
- Go upstream
 - Provide support for older kernels

Introduction The Hardware Device Drivers Self-Describing Wishbone Bus (SDWB) Future Work

- Test specification with more complex hardware
- Integrate with Wishbone standard
- Go upstream
 - Provide support for older kernels
 - Drivers for specific blocks



 OHWR Page: http://www.ohwr.org/projects/fpga-config-space