Brussels / 30 & 31 January 2016

schedule

Digital mixed-language simulators

Architectures and implementations


Nowadays there are many open source tools that are able to simulate either VHDL or (System)Verilog but none of them has the goal to address the problem of a mixed language simulation, that is, a simulation that involves more than one language at a time. In fact, people can not use multiple hardware-description languages in a design unless they rely on a proprietary solution.

After an introduction about compilers and simulators, the focus will move to review potential problems and solutions for the design and the implementation of an event-based digital mixed-language simulator.

Speakers

Michele Castellana

Attachments

Links