



RFNoC[™]: Evolving SDR Toolkits to the FPGA platform Martin Braun 31.1.2016



USRP: A White Box?

Simple OFDM Transmitter Development:



Ettus

Ó

 Entire Hardware stack is treated like a reprogrammable ASIC, Features are used as-is Everything USRP is available online (code, schematics)


Ettus

Ó

Contains big and expensive FPGA!



FPGAs: Hard to use... slow to develop



Ettus

0 9

Research

Domain vs FPGA Experts



Know Thy Audience!

- FPGA development is not a requirement of a communications engineering curriculum
- Math is hard too

atmost pure-noise channels. This intuition is clarified more by the following inequality. It is shown in [1] that for any B-DMC W,

$$1 - I(W) \le Z(W) \le \sqrt{1 - I(W)^2} \tag{2}$$


where I(W) is the symmetric capacity of W.

Let W^N denote the channels that results from N independent copies of W i.e. the channel $\langle \{0,1\}^N, \mathscr{Y}^N, W^N \rangle$ given by

$$W^N(y_1^N|x_1^N) \stackrel{\text{def}}{=} \prod_{i=1}^N W(y_i|x_i) \tag{3}$$

where $x_1^N = (x_1, x_2, \dots, x_N)$ and $y_1^N = (y_1, y_2, \dots, y_N)$. Then the *combined* channel $\langle \{0, 1\}^N, \mathscr{Y}^N, \widetilde{W} \rangle$ is defined with transition probabilities given by

$$\widetilde{W}(y_1^N|u_1^N) \stackrel{\text{def}}{=} W^N(y_1^N|u_1^NG_N) = W^N(y_1^N|u_1^NR_NG^{\otimes n})$$



Example: Wideband Spectral Analysis

Ettus

0 4


Simple in Theory: 200 MHz real-time, Welch's Algorithm



Goal




- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with GNU Radio



Goal




- Heterogeneous Processing
- Support composable and modular designs using GPP, FPGA, & beyond
- Maintain ease of use
- Tight integration with popular SDR frameworks





RFNoC: RF Network on Chip


Ettus Research[™] A National Instruments Company

- Make FPGA acceleration easier (especially on USRPs)
 - Software API + FPGA infrastructure
 - Handles FPGA Host communication / dataflow
 - Provides user simple software and HDL interfaces
 - Scalable design for massive distributed processing
 - Fully supported in GNU Radio











Ettus P Research




Ettus P Research



Ettus

Ó


Resear



Ettus

Ó

Resear




Ettus


Ó

 \bigcirc

Researc



Research \bigcirc Ó Ó \bigcirc A National Instruments C



Ettus


Ó

 \bigcirc

0 0

Research

A National Instruments (




Ο

Researc

Ettus

Ó


Ó




Ettus

Ó

- FIFO to FIFO, packetization, flow control
- Provided by RFNoC infrastructure




- User interfaces to RFNoC via AXI-Stream
 - Industry standard (ARM), easy to use
 - Large library of existing IP cores



Ettus


Ó

- User writes their own HDL or drops in IP
 - Multiple AXI-Streams, Control / Status registers



- Each block is in their own clock domain
 - Improve block throughput, timing
 - Interface to Crossbar has clock crossing FIFOs

Many Types of CEs




Ettus

Ó

- Many computation engines
- Not limited to one crossbar, one device
 - Scales across devices for massive distributed processing


Many Types of Blocks




Ettus

0 6

Low latency protocol processing in FPGA





Ettus


Ó


Resear

USRP Hardware Driver



- Configure USRP hardware & RFNoC FPGA infrastructure
- Provide user sample data (r/w buffers) & control (r/w regs) interfaces





Ettus

Ó

 \bigcirc


0 0

Research


A National Instruments (




DEMO



RFNoC Stack (Simple)





Summary

 Simple architecture for heterogeneous data flow processing

- Several interesting blocks already exist
- Integrated with GNU Radio
- Portable between all third generation USRPs
 - X3x0, E310, and products soon to come
- Completely open source (within Xilinx toolchains)
- Available on github!
 - github.com/EttusResearch/uhd/wiki/RFNoC:-Getting-Started