




Class/Layer Design


- srsUE is written in C++, srsLTE in C
- Each layer (PHY, MAC, RLC, PDCP, GW) is implemented in a single class
 - Some complex layers use auxiliary sub-classes
- Each layer provides a separate clean C++ pure virtual interface to any other class that make use of it (e.g. passing messages/data between layers)
- Threads only for performance or priority management reasons


SRS











The maximum useful pipeline depth is 3 stages (3 threads). Dividing uplink and downlink in two threads is also inefficient because uplink thread has to wait for downlink thread (i.e. there is no parallelization gain!) If more cores are available, we may divide each DSP thread and process multiple streams or codeblocks in parallel. Breakdown of the 4 ms deadline: - 1.0 ms for RX buffering - 0.5 ms for USRP -> Host transport - 2.0 ms left for processing - 0.5 ms for Host -> USRP transport

Agenda

- Introduction to srsUE
- Architecture
- Optimizations
- Summary

SRS

Further DSP optimizations

2 essential tools: SIMD and Memory

- In srsLTE we use **VOLK** as much as we can
- Hand-written kernels using GCC intrinsics if unavailable

 - e.g. integer arithmetic
 At compile time, choose generic/SSE4/AVX
- Initially target GPPs, so assume memory is almost free
- Use LUTs or pregenerate signals extensively:

 - Scrambling sequences
 PUCCH signals for each subframe
 DL RS and SRS for each subrame

 - CRCRate matching interleaver



Further DSP optimizations

- FFT currently using libfftw and non power of 2 sizes, allowing to reduce sampling rates, e.g.
 - 10 MHz BW: FFT 768 samples, 11.52 Msamples/s
 - 20 MHz BW: FFT 1536 samples, 23.04 Msamples/s
- This constrains us to use 32-bit complex float for transport and FFT processing.
- Yet to find a good LGPL/AGPL integer FFT library...

SRS


Turbo Decoder


• Yes... the Turbo Decoder is the most demanding component:


TABLE I TOTAL PDSCH receiver processing time and break-down of the CPU utilization for 20 MHz bandwidth configuration.


Module Name	Percentage of CPU		
	75 Mbps 64QAM	30 Mbps 16QAM	3.62 Mbps QPSK
Turbo decoder (1 iteration)	78.14 %	64.21 %	20.89 %
OFDM receive processing	6.08 %	11.70 %	33.33 %
Resource Element de-mapping	4.92 %	9.31 %	25.26 %
Rate recovery	4.49 %	5.64 %	8.34 %
CRC checksum	2.92 %	2.23 %	0.72 %
Soft demodulation	1.76 %	2.11 %	3.38 %
Equalization	0.16 %	1.84 %	4.98 %
Others	1.53 %	2.96 %	55.12 %
Total Execution Time	954 μs	488 μs	170 μs











Agenda

- Introduction to srsUE
- Architecture
- Optimizations
- Summary

SRS

Summary

- srsUE is a high-performance and stable open-source LTE UE
- Huge care was put on a clean and efficient architecture for classes and threads
- Modular code with minimum inter-module dependencies. Easy to evolve to 5G
- Instrumentation facilities: logs, real-time metrics, Wireshark captures, etc.
- Currently supporting UHD and bladeRF drivers.



Thank you for your attention!

http://github.com/srsLTE



Software Radio Systems, Ltd careers@softwareradiosystems.com http://www.softwareradiosystems.com

SRS