## SYNOPSYS®

## RISC-V Unified Database

Streamlining the Ecosystem with a Centralized Source of Truth

Afonso Oliveira


February 1, 2025



#### **About**

Master's student in





- Active contributor in UDB
  - Responsible for fetching instructions data
  - Responsible for data validation against outside sources

## Agenda

- Challenges with current RISC-V Specification Ecosystem
- RISC-V Unified Database (UDB)
- Call for help

## Challenges with the RISC-V Specification Ecosystem

### Why this matters

RISC-V ecosystem relies on multiple disconnected specifications



























# Technical Challenges with the RISC-V Specification Ecosystem (some of)

- ISA Manuals (<a href="https://github.com/riscv/riscv-isa-manual">https://github.com/riscv/riscv-isa-manual</a>)
  - Not machine readable or verifiable
  - Not versioned schema
- Assembly Manual (<a href="https://github.com/riscv/riscv-asm-manual">https://github.com/riscv/riscv-asm-manual</a>)
  - Not machine readable or verifiable
  - Not versioned schema
  - Not a clear and concise index of ALL Instructions or Pseudoinstructions
- RISC-V Opcodes (<a href="https://github.com/riscv/riscv-opcodes">https://github.com/riscv/riscv-opcodes</a>)
  - Not versioned
  - Not a fully descriptive database, the format doesn't allow to encapsulate necessary information
  - Not a description of ALL instructions and pseudo-instructions that exist
- Sail RISC-V (<a href="https://github.com/riscv/sail-riscv">https://github.com/riscv/sail-riscv</a>)
  - Not Pseudo-code
  - Hard to parse and insert in documentation

For documentation consumers: developers of software & tools, scientists etc

- Information is not cross-referenced between resources
  - E.g. ISA Manual describes an instruction, but doesn't specify or link to its encoding (riscv-opcodes) or pseudocode description (Sail)

31						25	24	20	19		15	14 1	2 1	1 7	6	0
funct7				rs2			rs1		funct3		rd	opcode				
0000	0 0 0	0 0 0	7 0 0 0	0 0 0	0 0	0 0	5 src2 src2 src2 src2			5 src1 src1 src1 src1		3 ADD/SLT[ AND/OR/X SLL/SRL SUB/SR/	OR	5 dest dest dest dest	7 OP OP OP OP	

ADD performs the addition of rs1 and rs2. SUB performs the subtraction of rs2 from rs1. Overflows are ignored and the low XLEN bits of results are written to the destination rd. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to rd if rs1 < rs2, 0 otherwise. Note, SLTU rd, x0, rs2 sets rd to 1 if rs2 is not equal to zero, otherwise sets rd to zero (assembler pseudoinstruction SNEZ rd, rs). AND, OR, and XOR perform bitwise logical operations.

Prose instruction description; encodings but formal description/pseudocode

#### 26.4. Modular Convert-to-Integer Instruction

The FCVTMOD.W.D instruction is defined similarly to the FCVT.W.D instruction, with the following differences. FCVTMOD.W.D always rounds towards zero. Bits 31:0 are taken from the rounded, unbounded two's complement result, then sign-extended to XLEN bits and written to integer register rd.  $\pm \infty$  and NaN are converted to zero.

Floating-point exception flags are raised the same as they would be for FCVT.W.D with the same input operand.

The RISC-V Instruction Set Manual Volume I | © RISC-V International

26.5. Move Instructions | Page 155

This instruction is only provided if the D extension is implemented. It is encoded like FCVT.W.D, but with the rs2 field set to 8 and the rm field set to 1 (RTZ). Other rm values are reserved.

The assembly syntax requires the RTZ rounding mode to be explicitly specified, i.e., fcvtmod.w.d rd, rs1, rtz.



The FCVTMOD.W.D instruction was added principally to accelerate the processing of JavaScript Numbers. Numbers are double-precision values, but some operators implicitly truncate them to signed integers mod 2<sup>32</sup>.

Prose-only instruction description; missing encodings and formal description/pseudocode

For documentation consumers: developers of software & tools, scientists etc

- Inconsistencies throughout different documents
  - Only some manuals are ratified, the rest of the documents are maintained randomly

- Defined on the ISA Manual
- Not defined on the ASM Manual (at the time)
- Not defined in RISC-V Opcodes (or supported)

Comparison	Assembler Mapping	Assembler Pseudoinstruction
va < vb va <= vb va > vb va >= vb va < x va <= x va > x	<pre>vmslt{u}.vv vd, va, vb, vm vmsle{u}.vv vd, va, vb, vm vmslt{u}.vv vd, vb, va, vm vmsle{u}.vv vd, vb, va, vm  vmslt{u}.vx vd, va, x, vm vmsle{u}.vx vd, va, x, vm vmsle{u}.vx vd, va, x, vm</pre>	<pre>vmsgt{u}.vv vd va, vb, vm vmsge{u}.vv vd, va, vb, vm</pre>
va >= x	see below	
va < i va <= i va > i va >= i	<pre>vmsle{u}.vi vd, va, i-1, vm vmsle{u}.vi vd, va, i, vm vmsgt{u}.vi vd, va, i, vm vmsgt{u}.vi vd, va, i-1, vm</pre>	<pre>vmslt{u}.vi vd, va, i, vm vmsge{u}.vi vd, va, i, vm</pre>

For documentation **consumers**: developers of software & tools, scientists etc

#### RISC-V Opcodes Lack of Support

- Over simplistic representation
  - Format only specifies encodings and arguments
- No versions
- Does not allow for swapped arguments
  - e.g. gt to lt pseudo instructions can not be described

```
blt bimm12hi rs1 rs2 bimm12lo 14..12=4 6..2=0x18 1..0=3


$pseudo_op rv_i::blt bgt bimm12hi rs2 rs1 bimm12lo 14..12=4 6..2=0x18 1..0=3

Original Pseudo Variable Fields Fixed Fields
```

- Arguments with fixed values are not supported
  - Assigning variable fields is not possible

For documentation **consumers**: developers of software & tools, scientists etc

- Developers have a lot of different places to search in
  - Several Manuals
  - It's sometimes not clear to what manuals the user should refer to
  - Results in relying in unofficial resources
    - Conference presentations, Reddit, Internet forums etc
  - Ends up looking like



For documentation **producers**: specification writers, IP & SoC vendors

- Current information is written in AsciiDoc
  - Not machine readable
  - Not verifiable
- Creating any Manual from this is unreliable
  - Needs copy/paste or rewrite
  - It's Error-Prone


ADD performs the addition of \_rs1\_ and \_rs2\_. SUB performs the subtraction of \_rs2\_ from \_rs1\_. Overflows are ignored and the low XLEN bits of results are written to the destination \_rd\_. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to \_rd\_ if \_rs1\_ < \_rs2\_, 0 otherwise. Note, SLTU \_rd\_, \_x0\_, \_rs2\_ sets \_rd\_ to 1 if \_rs2\_ is not equal to zero, otherwise sets \_rd\_ to zero (assembler pseudoinstruction SNEZ \_rd, rs\_). AND, OR, and XOR perform bitwise logical operations.

For documentation **producers**: specification writers, IP & SoC vendors

- A given design may include a mix of arbitrary extensions and their versions
  - Without versions "rv32im\_zba\_zbb\_zbs\_zicsr\_zca\_zcb\_zcmp"
  - With different versions "RV32IM\_Zba1p0\_Zbb1p0\_Zbs1p0\_Zicsr2p0\_Zca1p0\_Zcb1p0\_Zcmp1p0"
- Documentation ends up being a really complex task
  - Hard to keep up with upstream
  - Expensive and time consuming
  - Can even impact Time to Market
- No reliable existing solution to create specific documentation

### Why this matters


RISC-V ecosystem relies on multiple disconnected specifications



## RISC-V Unified Database (UDB)

#### What is the UDB?

A centralized, machine readable, source of truth An efficient tool to generate several outputs



Adapted from Derek Hower's ARC Presentation

### Golden Source of Truth

		Instructions	CSRs	Profiles	Architectural Parameters	
RVI Spec arch/**/*.yaml	Definition	Operations executed by the processor	Special-purpose state management registers	Subsets of the ISA for specific use cases	Customizable implementation attributes	
[Optional] Custom Overlay cfgs/N/arch_overlay/**/*.ya ml	Purpose	Arithmetic, logic, memory, control	System config, monitoring, exceptions	Compatibility across implementations	Tailored performance and design	
Golden Source of truth	Examples	ADD, SUB, LW	mstatus, mtvec, mip	RV32A, RV64G	32/64-bit, pipeline depth, cache	

#### Golden Source of Truth

#### Instructions

- Name
- Long name
- Description
- Defined by
  - Extensions
- Encoding
  - Match
  - variables
- Access Mode
- Formal Specification (Sail and IDL)

```
kind: instruction
name: add
long name: Integer add
description:
 Add the value in rs1 to rs2, and store the
  result in rd. Any overflow is thrown away.
definedBy: I
assembly: xd, xs1, xs2
encoding:
 match: 0000000-----000----0110011
 variables:
    - name: rs2
      location: 24-20
    - name: rs1
      location: 19-15
    - name: rd
      location: 11-7
access:
  s: always
  u: always
 vs: always
 vu: always
data independent timing: true
operation(): X[rd] = X[rs1] + X[rs2];
sail():
   let rs1 val = X(rs1);
   let rs2_val = X(rs2);
   let result : xlenbits = match op {
      RISCV ADD => rs1_val + rs2_val,
   };
   X(rd) = result;
   RETIRE_SUCCESS
```

#### Golden Source of Truth

#### Control and State Registers - CSRs

- Name
- Long name
- Address
- Description
- Priv Mode
- Length
- Extension definition
- Fields
- Formal Specification

https://github.com/riscv-software-src/riscv-unified-db/blob/main/arch/csr/instret.yaml

```
kind: csr
name: instret
long name: Instructions retired counter for RDINSTRET Instruction
address: 0xC02
description:
  Alias for M-mode CSR `minstret`.
  Privilege mode access is controlled with `mcounteren.IR`,
  `scounteren.IR`, and `hcounteren.IR`.
  Shortened for presentation purposes. Full description in github.
priv mode: U
length: 64
definedBy: Zicntr
fields:
  COUNT:
    location: 63-0
    alias: minstret.COUNT
    description: Alias of `minstret.COUNT`.
    type: RO-H
    reset value: 0
sw read():
  # Shortened for presentation purposes. Full code on github.
 #access is determined by *counteren CSRs
 if (mode() == PrivilegeMode::S) {
   # S-mode is present ->
       mcounteren determines access in S-mode
   if (CSR[mcounteren].IR == 1'b0) {
      raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
  return CSR[minstret].COUNT;
```

# Golden Source of Truth Profiles


- Name
- Mode
- Base
  - 32bit vs 64bit
- Release
- Introduction
  - Plain text
- Extensions included
  - Optional or Mandatory
  - Versioned

https://github.com/riscv-software-src/riscv-unified-db/blob/main/arch/profile/RVI20U32.yaml

```
kind: profile
name: RVI20U32
marketing name: RVI20U32
mode: Unpriv
base: 32
release: { $ref: profile release/RVI20.yaml# }
introduction:
 This profile specifies the ISA features available to generic
 unprivileged execution environments.
extensions:
  I:
    presence: mandatory
    version: "~> 2.1"
    note:
     RVI is the mandatory base ISA for RVA, and is little-endian.
     As per the unprivileged architecture specification, the
      'ecall' instruction causes a requested trap to the execution
      environment.
    presence: optional
    version: "= 2.1"
    presence: optional
    version: "= 2.2"
# list of extensions continues. See github for full list
recommendations:
  - text:
       Implementations are strongly recommended to raise illegal-instruction
       exceptions on attempts to execute unimplemented opcodes.
```

#### Framework

#### Simplistic view



- Merge different source files
- Resolve dependencies
- Configure Architectural parameters
- Generate RubyDB View
  - Where the outputs come from

#### Framework

#### Validation

```
do test:nightly # Run the nightly regression tests
do test:regress # Run the regression tests
do test:smoke # Run smoke tests
```

#### Generation

- Solving dependencies from source
- Available outputs for tools to pick
- Build documents (HTML/PDF)

```
do gen:adoc[config_name]
                                        # Generate Asciidoc source for config into gen/CONFIG_NAME/adoc
do gen:arch
                                        # Generate architecture files from layouts
                                        # Generate certificate documentation for a specific version as a PDF
do gen:cert_model_pdf[cert_model_name]
do gen:cfg_ext_html[extension,cfg]
                                        # Generate HTML documentation for :extension that is defined or overlayed in :cfg
do gen:ext_pdf
                                        # Generate PDF documentation for :extension
do gen:html[config_name]
                                        # Generate HTML documentation for config(s)
do gen:html_manual
                                        # Generate an HTML site for one or more versions of the manual (./do --desc for op...
do gen:index
                                        # Generate index of the database
do gen:profile[profile_release]
                                        # Create a specification PDF for +profile_release+
do gen:profile_html[profile_release]
                                        # Create a specification HTML for +profile_release+
do gen:resolved_arch
                                        # Resolve the standard in arch/, and write it to resolved_arch/
```

### Current outputs

**ISA Manual Certification Documents** Manuals **Profile Manuals Extensions Manuals Documents** Instructions **Detailed Indexes Extensions CSRs** ISSs Json RISC-V Opcodes outputs Encodings.h Raw Data Inst.go Outputs Instruction Set Simulator Configurable on UDB parameters

## Demo

(for offline visualization, please go to backup slides)

## **RISC-V Opcodes Outputs**

- .json middle-end
- Encodings.h for Spike
- inst.chisel
- inst.sverilog
- inst.go

```
"add": {
  "encoding": "0000000-----0110011",
  "variable_fields": [
    "rd",
    "rs1",
    "rs2"
  "extension": [
    "rv i"
  "match": "0x33",
  "mask": "0xfe00707f"
"sub": {
  "encoding": "0100000-----0110011",
  "variable fields": [
    "rd",
    "rs1",
    "rs2"
  "extension": [
    "rv i"
  "match": "0x40000033",
  "mask": "0xfe00707f"
```

How the UDB relates to current challenges

## How the UDB solves current challenges

Challenge	UDB Solution
Inconsistencies throughout different documents	- Same source solves this inconsistency
Information is sometimes not referenced	- Build system allows tagging
Creating CPU documentation requires copypasting the ISA	- Automates documentation generation by consolidating data from all ISA versions into one centralized database.
Current information is not machine-readable	- YAML format ensures machine-readability.
No reliable solution to create tailored documentation	<ul> <li>Provides a unified platform for tailored, consistent documentation.</li> <li>Outputs include instruction indexes, opcode definitions, and profiles.</li> </ul>

### How does the UDB not solve RISC-V specification ecosystem challenges?

#### **Design Limitations**

Not designed to describe full SoCs

There still is prose and that can not be verified

#### **Current Roadblocks**

Copy/Paste is Chicken/Egg problem

Information is not verified by a lot of people due to not super mature stage of the project

Information is missing in some of the new outputs of the UDB

## Use cases

#### Use cases

- Used by the Certification Steering Committee SIG to create certification documents
- Qualcomm created Xqci: an extension that is only available through the UDB
- Synopsys is using the UDB to generate ARC-V processors documentation
- Can substitute RISC-V Opcodes
- Provide content for new tools
  - Building any documents **you** may want to

## Future work

## Future Steps

- Vendors and consumers use UDB to create their documentation
- New tools can rely on this information
- Specify all ISA and peripheral specification

### The UDB end goal

Become the main source of information for the entire RISC-V ecosystem

## Call for help

## UDB is being collaboratively developed

- Several engineers from different companies are actively developing and meeting weekly, meetings are open to everyone
  - Akeana, Qualcomm, Rivos, Sifive, Synopsys, Ventana
- SIG is being formally proposed in the 5th of February to the Technical Sterring Comitee

#### Join us!

- Check our github repository <a href="https://github.com/riscv-software-src/riscv-unified-db/">https://github.com/riscv-software-src/riscv-unified-db/</a>
  - Several issues and discussions on going!
- On our weekly meetings (No formal SIG yet, but please e-mail me and I'll forward an invite!)
- Contact me <u>Afonso.Oliveira@synopsys.com</u>

## We are hiring!

Join us if you're interested in making RISC-V documentation better



- · Contact me if interested
- Check our job posting and apply!

## **SYNOPSYS®**

# Thank you

# **SYNOPSYS®**

# Backup slides

## Golden Source of Truth

## **Architectural Parameters**

- Name
- Mode
  - Privileged or unprivileged
- Base
  - 32bit vs 64bit
- Release
- Introduction
  - Plain text
- Extensions included
  - Optional or Mandatory
  - Versioned

https://github.com/riscv-software-src/riscv-unified-db/blob/main/arch/profile/RVI20U32.yaml

```
kind: profile
name: RVI20U32
marketing name: RVI20U32
mode: Unpriv
base: 32
release: { $ref: profile release/RVI20.yaml# }
introduction:
  This profile specifies the ISA features available to generic
 unprivileged execution environments.
extensions:
  I:
    presence: mandatory
    version: "~> 2.1"
    note:
     RVI is the mandatory base ISA for RVA, and is little-endian.
      As per the unprivileged architecture specification, the
      'ecall' instruction causes a requested trap to the execution
      environment.
    presence: optional
    version: "= 2.1"
    presence: optional
    version: "= 2.2"
# list of extensions continues. See github for full list
recommendations:
  - text:
       Implementations are strongly recommended to raise illegal-instruction
       exceptions on attempts to execute unimplemented opcodes.
```

## ISA Manual

### RISC-V ISA Manual

- RISC-V Instruction Set Manual,
   Volume I: Unprivileged ISA
- RISC-V Instruction Set Manual, Volume II: Privileged ISA
- Alphabetical list of instructions
- Alphabetical list of CSRs
- Alphabetical list of extensions
   Alphabetical list of parameters
   Execution functions (IDL)



RISC-V ISA Manual / RISC-V ISA Manual: 20240411

## RISC-V ISA Manual: 20240411

This version is a DRAFT. It may change.

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/index.html

## ISA Manual

#### RISC-V ISA Manual

.‡.

RISC-V Instruction Set Manual,
 Volume I: Unprivileged ISA

Preface

Introduction

RV32I Base Integer
Instruction Set, Version 2.1

RV32E and RV64E Base Integer Instruction Sets, Version 2.0

RV64I Base Integer Instruction Set, Version 2.1

RV128I Base Integer Instruction Set, Version 1.7

"Zifencei" Extension for Instruction-Fetch Fence, Version 2.0

"Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0

### Introduction

RISC-V (pronounced "risk-five") is a new instruction-set architecture (ISA) that was originally designed to support computer architecture research and education, but which we now hope will also become a standard free and open architecture for industry implementations. Our goals in defining RISC-V include:

- A completely open ISA that is freely available to academia and industry.
- A real ISA suitable for direct native hardware implementation, not just simulation or binary translation.
- An ISA that avoids "over-architecting" for a particular microarchitecture style (e.g., microcoded, in-order, decoupled, out-of-order) or implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these.
- An ISA separated into a small base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and optional standard extensions, to support general-purpose software development.
- Support for the revised 2008 IEEE-754 floating-point standard. cite:[ieee754-2008]
- An ISA supporting extensive ISA extensions and specialized variants.
- Both 32-bit and 64-bit address space variants for applications, operating system kernels, and hardware implementations.

#### Contents

Introduction

RISC-V Hardware Platform Terminology

RISC-V Software Execution Environments and Harts

RISC-V ISA Overview

Memory

Base Instruction-Length Encoding


Exceptions, Traps, and Interrupts

UNSPECIFIED Behaviors and Values

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/index.html

## List of Instructions

- All RISC-V instructions
  - 70% of pseudo-instructions (WiP)
- Versioned (Future work)
- Detailed descriptions
  - Encoding
  - Assembly format
  - Synopsis
  - Access
  - Decode Variables
  - Formal Description (Sail and IDL)
  - Exception



### Contents

Encoding

Assembly format

Synopsis

Access

Decode Variables

Execution

Exceptions

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/insts/add.html

## List of Instructions

### add

#### Integer add


This instruction is defined by:

I, version >= 0

This instruction is included in the following profiles:

- MockProfile 64-bit Unpriv (Mandatory)
- · MockProfile 64-bit S-mode (Mandatory)
- RVA20U64 (Mandatory)
- · RVA22U64 (Mandatory)
- RVI20U32 (Mandatory)
- RVI20U64 (Mandatory)

#### Encoding




### Assembly format

add rd, rs1, rs2

### Synopsis

#### IMPORTANT

This instruction must have data-independent timing when extension Zkt is enabled.





https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/insts/add.html

## List of CSRs

- Detailed descriptions
  - Acess Modes
  - Attibute List
  - Format
  - Field summary and descrption
  - Formal description (IDL)

### Contents

Attributes

Format

Field Summary

Fields

VSXL

VTSR

VTW

VTVM

VGEIN

ΗU

SPVP

SPV

GVA

VSBE

Software write

## List of CSRs

### cycle

Cycle counter for RDCYCLE Instruction

Alias for M-mode CSR mcycle.

Privilege mode access is controlled with mcounteren.CY, scounteren.CY, and hcounteren.CY as follows:

mcounteren.CY	scounteren.CY	hcounteren.CY	cycle behavior				
eren.CY			S-mode	U-mode	VS-mode	VU-mode	
0	-	-	IllegalInstruction	IllegalInstruction	IllegalInstruction	IllegalInstruction	
1	0	0	read-only	IllegalInstruction	VirtualInstruction	VirtualInstruction	
1	1	0	read-only	read-only	VirtualInstruction	VirtualInstruction	
1	0	1	read-only	IllegalInstruction	read-only	VirtualInstruction	
1	1	1	read-only	read-only	read-only	read-only	

#### Attributes

Defining Extension	• Zicntr, version >= 0		
CSR Address	0xc00		
Length	64-bit		
Privilege Mode	U		

#### Format




Figure 1. cycle format

#### Field Summary

Name	Location	Туре	Reset Value
COUNT	63:0	RO-H	UNDEFINED_LEGAL

#### Fields

#### COUNT

```
Location
63:0

Description
Alias of mcycle.COUNT.

Type

RO-H

Reset value

UNDEFINED_LEGAL
```

#### Software read

This CSR may return a value that is different from what is stored in hardware.

```
if (mode() == PrivilegeMode::S) {
 if (CSR[mcounteren].CY == 1'b0) {
    raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
} else if (mode() == PrivilegeMode::U) {
 if (CSR[misa].S == 1'b1) {
    if ((CSR[mcounteren].CY & CSR[scounteren].CY) == 1'b0) {
      raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
  } else if (CSR[mcounteren].CY == 1'b0) {
    raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
} else if (mode() == PrivilegeMode::VS) {
  if (CSR[hcounteren].CY == 1'b0 && CSR[mcounteren] == 1'b1) {
    raise(ExceptionCode::VirtualInstruction, mode(), $encoding);
  } else if (CSR[mcounteren].CY == 1'b0) {
    raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
} else if (mode() == PrivilegeMode::VU) {
  if (CSR[hcounteren].CY & CSR[scounteren].CY) == 1'b0) && (CSR[mcounteren].CY ==
    raise(ExceptionCode::VirtualInstruction, mode(), $encoding);
  } else if (CSR[mcounteren].CY == 1'b0) {
    raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
return read_mcycle();
```

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/csrs/cycle.html

## List of Extensions

- Versions
- Synopsis
- List of Instructions
  - Another View
- List of Parameters

### **B** Extension

#### Versions

1.0.0

State

ratified

Ratification date

2024-04

Ratification document

https://drive.google.com/file/d/1SgLoasaBjs5WboQMaU3wpHkjUwV71UZn/view

### Synopsis

The B standard extension comprises instructions provided by the Zba, Zbb, and Zbs extensions.

Bit 1 of the misa register encodes the presence of the B standard extension. When misa.B is 1, the implementation supports the instructions provided by the Zba, Zbb, and Zbs extensions. When misa.B is 0, it indicates that the implementation may not support one or more of the Zba, Zbb, or Zbs extensions.

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/exts/A.html

## List of Extensions

### Instructions

The following instructions are defined by this extension:

add.uw	Add unsigned word
andn	AND with inverted operand
bclr	Single-Bit clear (Register)
bclri	Single-Bit clear (Immediate)
bext	Single-Bit extract (Register)
bexti	Single-Bit extract (Immediate)
binv	Single-Bit invert (Register)
binvi	Single-Bit invert (Immediate)
brev8	No synopsis available.
bset	Single-Bit set (Register)
bseti	Single-Bit set (Immediate)
clmul	Carry-less multiply (low-part)
clmulh	Carry-less multiply (high-part)
clmulr	Carry-less multiply (reversed)
clz	Count leading zero bits
clzw	Count leading zero bits in word
срор	Count set bits
срорм	Count set bits in word

#### **Parameters**

This extension has the following implementation options:

#### MUTABLE\_MISA\_B

Туре	boolean
Valid Values	boolean
Description	Indicates whether or not the B extension can be disabled with the misa.B bit.

https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/20240411/exts/A.html

## List of Parameters

- Table of ALL Parameters (WiP)
  - Name
  - Type
  - Extension
  - Description

### **Architectural Parameters**

The following 144 parameters are defined in this manual:

Name	Туре	Extension(s)	Description
ARCH_ID	64-bit integer	Sm	Vendor-specific architecture ID in marchid
ASID_WIDTH	0 to 16	S	Number of implemented ASID bits. Maximum is 16 for XLEN==64, and 9 for XLEN==32
CONFIG_PTR_ADDRESS	integer	Sm	Physical address of the unified discovery configuration data structure. This address is reported in the mconfigptr CSR.
COUNTINHIBIT_EN	32-element array where: [0] is boolean [1] is false [2] is boolean additional items are: boolean	Smhpm	Indicates which hardware performance monitor counters can be disabled from mcountinhibit.  An unimplemented counter cannot be specified, i.e., if HPM_COUNTER_EN[3] is false, it would be illegal to set COUNTINHIBIT_EN[3] to true.  COUNTINHIBIT_EN[1] can never be true, since it corresponds to mcountinhibit, which is always read-only-0.  COUNTINHIBIT_EN[3:31] must all be false if Zihpm is not implemented.

## Framework

## Validation methods

- Source of truth files
  - Schema Validation
- IDL Validation
- Instructions
  - LLVM
  - RISC-V Opcodes
  - Binutils Licensing roadblock

```
FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[csrrs] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[fence.i] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[fevtmod.w.d] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[fence] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[c.nop] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[c.nop] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[c.nop] - Failed:

FAILED ext/auto-inst/test_parsing.py::TestInstructionEncoding::test_instruction_encoding[c.nop] - Failed:
```