# Sonata

Open source hardware and bitstream for evaluating CHERIoT

John Thomson, Project Manager, lowRISC john.thomson@lowrisc.org







2025-02-02, FOSDEM, Brussels

# Sonata FPGA board and bitstream



#### Introduction to lowRISC

**lowRISC** was founded in 2014 as a spin-out from the University of Cambridge Computer Lab in the UK

**UK regulated non-profit** with a mission to drive commercial adoption of open source silicon

**Full-stack engineering** capability including silicon design, verification and security analysis as well as firmware and toolchain development

**Rapidly expanding team** with 20+ engineering staff and management/support staff with offices in Cambridge and Zürich

**Founding member** of the RISC-V Foundation (now RISC-V International) and the CHERI Alliance

**Steward** and maintainer of the **OpenTitan**® and **Ibex**® projects











### Introduction to NewAE



**NewAE** Technology Inc. is a **wholly-owned subsidiary** of lowRISC CIC that provides in-house electronics expertise to the group and produces security evaluation tools, including:

#### ChipWhisperer


Hardware for side-channel power analysis and fault injection

#### **ChipSHOUTER**

Electromagnetic fault injection (EMFI) tool, which allows precise injection of faults at specific locations on the IC surface

In addition, NewAE have produced a large amount of high quality educational material, run frequent training events at BlackHat





# Introduction to OpenTitan®

The OpenTitan® partnership develops, verifies and maintains an ecosystem of high quality - **open source** - chip designs and security IP


























# Proof: World's 1st Commercial-Grade Open Source Chip...



# ... Now Going into Real Sockets

"Nuvoton Technology Corporation [...]
announced today that Google's
ChromeOS plans to use the first
commercial chip built on the
OpenTitan open source secure silicon
design as an evolution of its security
chip for Chromebooks."

Nuvoton, May 2024



"Hardware security is something we don't compromise on. We are excited to partner with the dream team of Nuvoton, a valued, historic, strategic partner, and lowRISC, a leader in secure silicon, to maintain this high bar of quality."

Prajakta Gudadhe Sr Director, ChromeOS Platform Engineering







# Proof: World's Most Active Open Silicon Project

#### RTL · design verification collateral · documentation · low-level firmware · tests

25,000+

total commits
(Ibex + OpenTitan)

250+

contributors
(lbex + OpenTitan)

7,200+

GitHub issues
(Ibex + OpenTitan)


3,700+

GitHub stars (Ibex + OpenTitan)


440,000+

lines of SystemVerilog (Digital Design and Verification for lbex + OpenTitan) 40,000+

test runs in nightly regressions (run multiple times per week)



## Back to the Sonata FPGA board and bitstream



# **Sunburst Project**


#### **CHERIOT Hardware Enablement**







Digital Security by Design



sunburst-project.org

# **Cost of security breaches**

- IBM estimates the global average cost of a data breach to be \$4.45 million<sup>1</sup>
- Heartbleed vulnerability in OpenSSL was conservatively estimated to have cost more than \$500 million<sup>2</sup>
- NIST NVD showed a fivefold increase in cyberattacks on embedded systems between 2017 and the end of 2022








- 4.45 M USD buys a lot beer
- 1: IBM Cost of a Data Breach Report 2023 Report
- 2: ElectronicDesign What's the Difference Between Conventional Memory Protection and CHERI?

# Memory bugs and the need for CHERI



- Microsoft in 2019 reported that 70% of the CVEs they report annually are memory safety issues<sup>1</sup>
- Use Rust / .Net?
  - Requires rewriting trillions of lines of C/C++ code
  - Possible for new code, but no compartmentalisation

## CHERI / CHERIOT

- CHERI
  - Capability Hardware Enhanced RISC Instructions
- Deterministic, fine-grained memory protection
- Scalable compartmentalisation



- Architectural solution
  - Works with existing software
  - Protects software with hardware
  - Extension of conventional hardware ISAs



- CHERIOT
  - Microsoft built on Ibex® and added an RTOS for embedded use


## Sonata Project includes FPGA Host Board

lowRISC and NewAE have worked on getting Sonata boards prepared over the last year



















Revision 8 / 9 boards are the final version of the board (0.9 has minor BOM modifications only)

### **Sonata Board Features**


Some of the key items / features on the boards



# Sonata — Complete System Overview



# IBEX + CHERI + RTOS = CHERIoT; TopLvl₁ = Sonata







"This is truly important foundational work, as it will help make CHERIOT-Ibex the world's first production grade, open-source CHERI-enabled microcontroller core. We're looking forward to seeing it broadly leveraged in commercial designs, bringing much-needed hardware security — in an efficient manner — to a broad swathe of critical applications."

> Tony Chen Partner Security Architect, Microsoft

https://github.com/microsoft/CherloT-ibex

# **Engaging through Outreach Events**

Promoting collaboration with the wider community










## **KiCad**


- Making the final part of the Sonata board open source
- KiCad model of Sonata is now available



- https://github.com/newaetech/sonata-pcb/
- https://github.com/newaetech/sonata-pcb/tree/main/sonata-one/sonata\_kicad\_ \_project (more specifically)


## KiCad benefits

- KiCad model allows for an interesting interactive BOM
- Fully open source



## New! Sunburst Extension — CHERIOT SoC

- Based on success of Sonata to date, **UKRI** have agreed a **project extension**:
  - SCI Semi joined as project partners
  - lowRISC will provide open silicon IP and an open top level for integration by SCI into a commercial silicon design
  - Aim to migrate open repo to CHERI Alliance in time
  - SCI will manage proprietary IP, tapeout (22nm FDXSOI MPW)
- Will leverage formal verification work from Prof.
   Melham's group at the University of Oxford









Digital Security by Design







# The CHERI Alliance

Getting security embedded into electronic systems

John Thomson

lowRISC - Founding Member of the CHERI Alliance

# Founding Members of the CHERI Alliance











































## CHERI Alliance and open source


- Intend to support and work very closely with open-source communities to port code to CHERI
- Aim to release our work in the open as much as possible
  - Open source for code, Creative Commons for documents
- Welcome open organisations (e.g. FreeBSD Foundation)
- CHERI Alliance is an independent, non-profit organisation
- Any individual can join for free
- Work collaboratively for the promotion of an open technology (CHERI)
- Support the standardisation work as part of RISC-V International



♥ Open Source

# Boards are available to buy

- Boards are now available via <u>Mouser</u> internationally
- However with open source repos you can build your own!



Qty.	Unit Price	Ext. Price
1	£339.12	£339.12
Qty.	Unit Price	Ext. Price
1	\$426.90	\$426.90
Qty.	Unit Price	Ext. Price
1	398,97 €	398,97 €



tinyurl.com/sonata-int

Link also on the next slide



This project is designed to look like a normal microcontroller in terms of usability, including SDK, examples, and normal capabilities such as debuggers. But underneath that the CHERIOT capabilities provides a high level of "default security" that simplifies designing embedded systems in a secure manner. You can see the complete documentation for the project, but note it is under

Sonata is part of the Sunburst Project funded by UKRI / DSbD under grant number 107540.

#### **Product Highlights**

on any similar system.

Drag-and-drop programming over USB-C

the Sonata FPGA board, but as the entire design (from

example PCB to software) is open-source it can be run

- · Expansion headers including Arduino, Raspberry Pi, PMOD, and mikroBUS
- Colour LCD screen controlled via SPI
- · RS232 and 485 for industrial application concepts
- · SD card slot for edge computing data storage applications

active development so substantial improvements are to be made.

#### Ordering Summary

NAE-SONATA-ONE FPGA development board for evaluation of CHERIOT Ibex core

#### Product Links

Full Product Documentation https://lowrisc.org/sonata-system/index.html
Product Schematic & More https://github.com/newaetech/sonata-pcb/tree/main

All content is Copyright NewAE Technology Inc., 2024. ChipWhisperer is a trademark of NewAE Technology Inc., registered in the United States of America, the European Union, and China. Trademarks are claimed in all jurisdictions and may be registered in other states than specified here.

# Thank you for your time



tinyurl.com/sonata-int

#### **Questions / Answers**



Digital Security by Design

https://www.dsbd.tech



https://cheri-alliance.org





# opentitan

https://opentitan.org



john.thomson@lowrisc.org info@lowrisc.org