


Sonata

Open source hardware and bitstream for evaluating CHERIoT


John Thomson, Project Manager, lowRISC
john.thomson@lowrisc.org




CHERI
Alliance Founder



2025-02-02, FOSDEM, Brussels



Sonata FPGA board and bitstream



Introduction to lowRISC

lowRISC was founded in 2014 as a spin-out from the University of Cambridge Computer Lab in the UK

UK regulated non-profit with a mission to drive commercial adoption of open source silicon

Full-stack engineering capability including silicon design, verification and security analysis as well as firmware and toolchain development

Rapidly expanding team with 20+ engineering staff and management/support staff with offices in Cambridge and Zürich

Founding member of the RISC-V Foundation (now RISC-V International) and the CHERI Alliance

Steward and maintainer of the **OpenTitan**[®] and **Ibex**[®] projects



UNIVERSITY OF
CAMBRIDGE



Introduction to NewAE



NewAE Technology Inc. is a **wholly-owned subsidiary** of lowRISC CIC that provides in-house electronics expertise to the group and produces security evaluation tools, including:



ChipWhisperer

Hardware for side-channel power analysis and fault injection

ChipSHOUTER


Electromagnetic fault injection (EMFI) tool, which allows precise injection of faults at specific locations on the IC surface

In addition, NewAE have produced a large amount of high quality educational material, run frequent training events at BlackHat




Introduction to OpenTitan[®]

The OpenTitan[®] partnership develops, verifies and maintains an ecosystem of high quality - **open source** - chip designs and security IP




Proof: World's 1st Commercial-Grade Open Source Chip...



... Now Going into Real Sockets

“Nuvoton Technology Corporation [...] announced today that **Google’s ChromeOS plans to use the first commercial chip built on the OpenTitan** open source secure silicon design as an evolution of its security chip **for Chromebooks.**”

Nuvoton, May 2024



“**Hardware security is something we don’t compromise on.** We are excited to partner with the dream team of Nuvoton, a valued, historic, strategic partner, and lowRISC, a leader in secure silicon, to maintain this high bar of quality.”

Prajakta Gudadhe
Sr Director, ChromeOS Platform Engineering

nuvoTon

 **opentitan**

 **chromebook**

<https://www.nuvoton.com/news/news/all/TSNuvotonNews-000514>

Proof: World's Most Active Open Silicon Project

RTL · design verification collateral · documentation · low-level firmware · tests

25,000+
total commits
(Ibex + OpenTitan)

250+
contributors
(Ibex + OpenTitan)

7,200+
GitHub issues
(Ibex + OpenTitan)

3,700+
GitHub stars
(Ibex + OpenTitan)

440,000+
lines of SystemVerilog
(Digital Design and Verification for
Ibex + OpenTitan)

40,000+
test runs in nightly
regressions
(run multiple times per
week)

Design Verification Dashboard

This summarizes the results from our <https://ci.openTitan.org/ci> which runs a wide variety of tests for each block as well as a chip-level test.

Chip-Level

Block	Tests	Passing	Code Coverage	Toggle Coverage	Assert Coverage	Functional Coverage
chip_level	2111	100%	91.6%	87.5%	97.0%	98.0%

Block-Level

Block	Tests	Passing	Code Coverage	Toggle Coverage	Assert Coverage	Functional Coverage
cpu	404	100%	91.6%	87.5%	97.0%	98.0%
cpu_unchecked	1602	100%	91.6%	87.5%	97.0%	98.0%
cpu_unchecked_unchecked	1602	100%	91.6%	87.5%	97.0%	98.0%
cpu_checker	800	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	435	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1019	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1430	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	730	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	2470	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1238	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	970	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	900	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1772	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1114	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1208	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1208	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1036	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	574	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1443	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	820	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	80	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	20	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	200	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	50	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	500	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	420	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	500	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	620	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	10	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	500	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	620	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1820	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	820	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1040	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1040	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	932	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	50	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1320	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	330	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	900	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	900	100%	91.6%	87.5%	97.0%	98.0%
cpu_loader	1410	100%	91.6%	87.5%	97.0%	98.0%

Getting Started

- 1. Getting Started
- 2. Workflows
- 3. Tools Setup
- 4. Unofficial Guides

Hardware

- 5. Introduction
- 6. Top EarGrey
- 7. Top Darjeeling
- 8. Cores
- 9. Hardware IP Blocks
- 9.1. Analog to Digital Converter Control
- 9.2. AES
- 9.3. AON Timer
- 9.4. Axon
- 9.5. Clock Manager
- 9.6. CSRRG
- 9.6.1. Theory of Operation
- 9.6.2. Design Verification
- 9.6.3. Programmer's Guide

GPIO Simulation Results

Sunday January 14 2024 20:02:50 UTC

GitHub Revision: [5f44f4be7](#)

Branch: os_regression

[Testplan](#)

Simulator: VCS




Build randomization enabled with --build-seed 1797484480394007614475667658918445480406545177004043657088369542024131580097

Test Results

STAGE	NAME	TESTS	MAX JOB RUNNING	SIMULATED TIME	PASSING	TOTAL	PASS RATE
V1	smoke	gpio_smoke	1.400s	350.863us	50	50	100.00%
		gpio_smoke_no_gpiohub_gpiohub	1.520s	207.895us	50	50	100.00%
		gpio_smoke_en_cdc_prim	1.470s	51.461us	50	50	100.00%
		gpio_smoke_no_gpiohub_gpiohub_en_cdc_prim	1.500s	53.863us	50	50	100.00%
V1	csr_hw_reset	gpio_csr_hw_reset	0.630s	14.089us	5	5	100.00%
				100.737us	20	20	100.00%
				1.262ms	5	5	100.00%
				30.327us	5	5	100.00%
				27.796us	20	20	100.00%
				100.737us	20	20	100.00%
				30.327us	5	5	100.00%
				255	255	100.00%	
				38.829us	50	50	100.00%
				217.824us	50	50	100.00%
				52.011us	50	50	100.00%
				118.100us	50	50	100.00%
				2.557ms	50	50	100.00%
				176.312us	50	50	100.00%
				3.009ms	50	50	100.00%
				995.767us	50	50	100.00%
				371.521us	50	50	100.00%
				35.640ms	50	50	100.00%
				15.049us	50	50	100.00%
				49.631us	50	50	100.00%
				108.911us	20	20	100.00%
				108.911us	20	20	100.00%
				600.762us	50	50	100.00%

Block Diagram

Back to the Sonata FPGA board and bitstream




Sunburst Project

CHERIoT Hardware Enablement



Delivered by
Innovate UK,
EPSRC and ESRC

Digital Security
by Design



Funded by DSbD / UKRI - Grant Number: 107540

sunburst-project.org

Cost of security breaches

- IBM estimates the global average cost of a data breach to be \$4.45 million¹
- Heartbleed vulnerability in OpenSSL was conservatively estimated to have cost more than \$500 million²
- NIST NVD showed a fivefold increase in cyberattacks on embedded systems between 2017 and the end of 2022




- 4.45 M USD buys a lot beer

1: IBM - Cost of a Data Breach Report 2023 Report

2: ElectronicDesign - What's the Difference Between Conventional Memory Protection and CHERI?

Memory bugs and the need for CHERI



- Microsoft in 2019 reported that 70% of the CVEs they report annually are memory safety issues¹
- Use Rust / .Net?
 - Requires rewriting trillions of lines of C/C++ code
 - Possible for new code, but no compartmentalisation

1: <https://msrc.microsoft.com/blog/2019/07/a-proactive-approach-to-more-secure-code/>









CHERI / CHERIoT

- CHERI
 - Capability Hardware Enhanced RISC Instructions
 - Deterministic, fine-grained memory protection
 - Scalable compartmentalisation
-
- Architectural solution
 - Works with existing software
 - Protects software with hardware
 - Extension of conventional hardware ISAs
-
- CHERIoT
 - Microsoft built on Ibex[®] and added an RTOS for embedded use



Sonata Project includes FPGA Host Board




- lowRISC and NewAE have worked on getting Sonata boards prepared over the last year




Revision 8 / 9 boards are the final version of the board
(0.9 has minor BOM modifications only)

Sonata Board Features


- Some of the key items / features on the boards



Sonata – Complete System Overview



IBEX + CHERI + RTOS = CHERIoT; TopLvl₁ = Sonata



<https://github.com/microsoft/CherIoT-ibex>





“This is truly important foundational work, as it will help make CHERIoT-Ibex the world’s first production grade, open-source CHERI-enabled microcontroller core. We’re looking forward to seeing it broadly leveraged in commercial designs, bringing much-needed hardware security – in an efficient manner – to a broad swathe of critical applications.”

Tony Chen
Partner Security Architect, Microsoft

Engaging through Outreach Events


- Promoting collaboration with the wider community




lowRISC staff regularly attend high visibility conferences including RISC-V / CHES / OCP and prepare training events

KiCad

- Making the final part of the Sonata board open source
- KiCad model of Sonata is now available



Altium



KiCad

- <https://github.com/newaetech/sonata-pcb/>
- https://github.com/newaetech/sonata-pcb/tree/main/sonata-one/sonata_kicad_project (more specifically)


KiCad benefits

- KiCad model allows for an interesting interactive BOM
- Fully open source

SONATA-ONE Rev: 2024-07-05 10:30:01


Ref lookup Filter

Source Placed	References	Value	Supplier 1 Part Number	Quantity
1	C33, C34, C35, C36, C37, C38	22uF		6
2	C12, C50	2u2		2
3	C5	680uF		1
4	C51	100n		1
5	R7, R9, R20	10k		3
6	R8	2k2		1
7	R10	100k		1
8	R11	15k		1
9	R19	0R		1
10	L1, L2	4.7uH		2
11	D5, D8, D10, D12, D13, D16, D17, D18, D19, D20, D22, D23, D24, D25	LED, 0603, Red		14
12	D4, D7, D9, D11, D14, D15, D26, D27, D28	LED, 0603, Green		9
13	D3, D6	LED, 0603, Blue		2
14	U8, U10	RT8058		2



New! Sunburst Extension — CHERIoT SoC

- Based on success of Sonata to date, **UKRI** have agreed a **project extension**:
 - SCI Semi joined as project partners
 - lowRISC will provide open silicon IP and an open top level for integration by SCI into a commercial silicon design
 - Aim to migrate open repo to CHERI Alliance in time
 - SCI will manage proprietary IP, tapeout (22nm FDXSOI MPW)
- Will leverage formal verification work from Prof. Melham's group at the University of Oxford



Delivered by
Innovate UK,
EPSRC and ESRC

Digital Security
by Design



The CHERI Alliance

Getting security embedded into electronic systems

John Thomson

lowRISC – Founding Member of the CHERI Alliance

Founding Members of the CHERI Alliance



CHERI Alliance and open source

- Intend to support and work very closely with open-source communities to port code to CHERI
- Aim to release our work in the open as much as possible
 - Open source for code, Creative Commons for documents
- Welcome open organisations (e.g. FreeBSD Foundation)
- CHERI Alliance is an independent, non-profit organisation
- Any individual can join for free
- Work collaboratively for the promotion of an open technology (CHERI)
- Support the standardisation work as part of RISC-V International



Open Source

Boards are available to buy





- Boards are now available via [Mouser](#) internationally
- However with open source repos you can build your own!

tinyurl.com/sonata-int


Link also on the next slide

NAE-SONATA-ONE




Images are for reference only
See Product Specifications

[Share](#)

Mouser No.:	343-NAE-SONATA-ONE
Mfr. No.:	NAE-SONATA-ONE
Mfr.:	NewAE
Customer No.:	<input type="text" value="Customer No"/>
Description:	Programmable Logic IC Development Tools FPGA development board for evaluation of CHERIoT Ibx core
Lifecycle:	 New Product: New from this manufacturer.
Datasheet:	NAE-SONATA-ONE Datasheet (PDF)
More Information	Learn more about NewAE NAE-SONATA-ONE

Qty.	Unit Price	Ext. Price
1	£339.12	£339.12
Qty.	Unit Price	Ext. Price
1	\$426.90	\$426.90
Qty.	Unit Price	Ext. Price
1	398,97 €	398,97 €




Development board for investigating CHERI security

SONATA-ONE

NewAE Technology Inc.
newae.com

Product Datasheet

Sonata is a system for evaluating the usage of CHERIoT Ibx core as a microcontroller for embedded, IoT and Operational Technology applications. The system contains a number of peripherals (I2C, SPI, GPIO, USB, and UART) and the CHERIoT Ibx core itself.



It is designed for use on FPGA and specifically targets the Sonata FPGA board, but as the entire design (from example PCB to software) is open-source it can be run on any similar system.

This project is designed to look like a normal microcontroller in terms of usability, including SDK, examples, and normal capabilities such as debuggers. But underneath that the CHERIoT capabilities provides a high level of "default security" that simplifies designing embedded systems in a secure manner. You can see the complete documentation for the project, but note it is under active development so substantial improvements are to be made.

Sonata is part of the Sunburst Project funded by UKRI / DSbD under grant number 107540.

Product Highlights

- Drag-and-drop programming over USB-C
- Expansion headers including Arduino, Raspberry Pi, PMOD, and mikroBUS
- Colour LCD screen controlled via SPI
- RS232 and 485 for industrial application concepts
- SD card slot for edge computing data storage applications

Ordering Summary

NAE-SONATA-ONE FPGA development board for evaluation of CHERIoT Ibx core

Product Links


Full Product Documentation <https://lowrisc.org/sonata-system/index.html>

Product Schematic & More <https://github.com/newaetech/sonata-pcb/tree/main>

All content is Copyright NewAE Technology Inc., 2024. ChipWhisperer is a trademark of NewAE Technology Inc., registered in the United States of America, the European Union, and China. Trademarks are claimed in all jurisdictions and may be registered in other states than specified here.

Thank you for your time

Questions / Answers



tinyurl.com/sonata-int



Delivered by
Innovate UK,
EPSRC and ESRC

Digital Security
by Design

<https://www.dsbd.tech>




CHERI
Alliance Founder

<https://cheri-alliance.org>



john.thomson@lowrisc.org
info@lowrisc.org

<https://lowrisc.org>



sunburst-project.org



opentitan

<https://opentitan.org>