Brussels / 1 & 2 February 2025

schedule

f8 - an 8 bit architecture designed for C and memory efficiency


Even in modern devices, 8-bit processors are found, but the architectures used are often not well-suited to programming in high-level languages, such as C. E.g. MCS-51 (8051, 8052) based microcontrollers in the Realtek WiFi chipsets. The f8 is an architecture based on the experience and lessons learned from maintaining Small Device C Compiler (SDCC) and the many 8-bit architectures it supports. It is designed to find its niche as an 8-bit architecture in places where the power of RISC-V is not needed, and no byte of code or data memory should be wasted.

Speakers

Philipp K. Krause

Links